15

1

2

3

1

What is claimed is:

- A method of fabricating a contact pad of a semiconductor device, the method comprising:
- (a) forming a gate structure including a gate upper dielectric layer on a semiconductor substrate;
 - (b) forming a stopping layer over the semiconductor substrate;
 - (c) forming an interdielectric layer over the stopping layer;
- (d) planarizing the interdielectric layer to expose at least the gate upper dielectric layer using a material which exhibits a high-polishing selectivity with respect to the interdielectric layer;
- (e) etching the interdielectric layer in a region in which a contact pad will be formed on the semiconductor substrate;
- (f) depositing a conductive material for the contact pad on the semiconductor substrate; and
- (g) planarizing using a material which exhibits a high-polishing selectivity of the gate upper dielectric layer with respect to the conductive material.
- 2. The method of claim 1, wherein the gate upper dielectric layer is one selected from the group consisting essentially of a nitride layer (SiN) and a aluminum oxide layer (Al_2O_3).
 - 3. The method of claim 1, wherein the thickness of the gate upper

1

2

3

1

- dielectric layer is in the range of approximately 1500 Å and 2500 Å.
- 1 4. The method of claim 1, wherein the stopping layer is a nitride layer 2 (SiN).
 - 5. The method of claim 1, wherein the thickness of the stopping layer is in the range of approximately 50 Å and 150 Å.
 - 6. The method of claim 1, wherein the inerdielectric layer is dielectric layer selected from the group consisting of a polymer, a HDP oxide layer, a PE-TEOS layer, a USG layer, a BPSG layer, a PSG layer, a FOX layer, and a photoresist layer.
 - 7. The method of claim 1, wherein a process for planarizing the interdielectric layer is further performed after the depositing of the interdielectric layer.
 - 8. The method of claim 1, wherein planarizing of (d) is performed using a process chosen from the group consisting essentially of CMP and dry etching.
 - 9. The method of claim 8, wherein the CMP is performed using a slurry

2

1

2

1

2

1

2

- which exhibits a polishing selectivity of the gate upper dielectric layer with respect to
 the interdielectric layer in the range of approximately 1:5 to approximately 1:50.
 - 10. The method of claim 9, wherein the slurry includes abrasive particle selected from the group consisting essentially of alumina, silica, ceria, and Mn₂O₃.
 - 11. The method of claim 1, wherein an etch buffering layer is formed on the entire surface of the planarized semiconductor substrate is further performed after (d).
 - 12. The method of claim 11, wherein an anti-reflective layer is formed on the semiconductor substrate on which the etch buffering layer is formed.
 - 13. The method of claim 11, wherein the etch buffering layer is formed of the same material as the conductive material.
 - 14. The method of claim 11, wherein the thickness of the etch buffering layer is in the range of approximately 500 Å and 1500 Å.
 - 15. The method of claim 12, wherein the anti-reflective layer includes amorphous carbon layer.

2

1

2

1

2

3

- 16. The method of claim 1, wherein an exposed portion of the stopping layer is etched after (e).
- 17. The method of claim 1, wherein the conductive material for the contact pad is one chosen from the group consisting of polysilicon, titanum (Ti), nitride titanum (TiN), and tungsten (W).
- 18. The method of claim 1, wherein planarizing of (g) is performed a process chosen from the group consisting essentially of dry etching and CMP.
- 19. The method of claim 18, wherein the CMP process is performed using a slurry which exhibits a polishing selectivity of the gate upper dielectric layer with respect to the conductive material in the range of approximately 1:50.
- 20. The method of claim 19, wherein the slurry includes abrasive particles selected from the group consisting essentially of alumina, silica, ceria, and Mn_2O_3 .